Design And Synthesis Of Clockless Pipelines Based On Self-Resetting Stage Logic