Thermal And Electrical Parasitic Modeling For Multi-Chip Power Module Layout Synthesis