Design of the DSSL Testbench Hardware Architecture for Rapid Development and Execution of Hardware-in-the-Loop Control